- Posts: 174
- Thank you received: 13
Please Log in or Create an account to join the conversation.
That's not an "achilles heel" and it's actually not quite true. All of the 26/50 pin headers on Mesa cards are like "GPIO" on any other device, 5v tolerant and not "field ready". That's the point of the card, you add the field level IO and firmware as necessary rather than having a card that you're locked into. I use a 7i92 to make this:It is an inexpensive mesa 7i90HD which has a huge achilles heel in that it has no buffering between the fpga and the outputs which are also on hard to use 50pin dual row sockets identical to the old cables used with scsi-2 drives.
Please Log in or Create an account to join the conversation.
Please Log in or Create an account to join the conversation.
Please Log in or Create an account to join the conversation.
You can see the bus switch ICs on the picture of the 7i90HD, there's like 4 of them, They are probably SN74CBT16211CDGGR, which is the same as on the 7i92. I've had to replace them already (my fault).To allow interfacing with 5V inputs, the 7I90HD has bus switches on all I/O
pins. The bus switches work by turning off when the input voltage exceeds a preset
threshold. The 5V I/O tolerance option is the default and should normally be left enabled
Please Log in or Create an account to join the conversation.
Please Log in or Create an account to join the conversation.