Adding 7i95T configuration to PnCConf

merongi
Topic Author
Offline
Junior Member

3 years 3 weeks ago #282429 by merongi

Adding 7i95T configuration to PnCConf was created by merongi

Hi,

I'm trying to add 7i95T configuration to PnCConf. Istarted with "ADDING_A_MESA_CARD.md" and made through most of the changes on private_data.py
It seems stepgen part are working. But GPIO seems odd. I added 30 GPIO (24 In/6 Out in 7i95T) and GPIO numbers start from "048" and it generate hal entry as

Code:

net home-x <= hm2_7i95.0.gpio.048.in

where mesact2 created following working hal line

Code:

net joint-0-home jjoint.0.home-sw-in <= hm2_7i95.0.inmux.00.input-18

I'm not sure what have I done wrong. Any help would be appreciated.
Here are my structures added.

Code:

'7i95':{'DRIVER':'hm2_eth','PINS_PER_CONNECTOR':24,'TOTAL_CONNECTORS':4,'TAB_NUMS':[1,2,3,4],'TAB_NAMES':['TB3/TB4','TB1/TB2','TB5','TB6']},

Code:

    ['7i95t-Internal Data', '7i95', '7i95t_d', '7i95t', 'hm2_eth',
        6, #5 max encoders
        3, #6 num pins per encoder
        0, #7 max resolver gens
        0, #8 num pins per resolver gen
        0, #9 max num pwmgen
        0, #10 num pins per pwmgen
        0, #11 max num of tppwmgens
        0, #12 num pins per tppwmgen
        6, #13 max num of stepgen
        2, #14 num pins per stepgen
        2, #15 max smart serial
        2, #16 num of channels
        [],0,0,0,0,0,0,0, #discovered sserial devices and spare 18~24
        1, #25 has watchdog
        30,#26 max GPIO
        33, #27 low freq rate
        200, #28 hi freq rate
        [1, 2, 3, 4], #29 available connector numbers
        # TAB 1
        [S.STEPB,0],[S.STEPA,0],[S.STEPB,1],[S.STEPA,1],[S.STEPB,2],[S.STEPA,2],[S.STEPB,3],[S.STEPA,3],
        [S.STEPB,4],[S.STEPA,4],[S.STEPB,5],[S.STEPA,5],[S.RXDATA0,0],[S.TXDATA0,0],[S.RXDATA1,0],[S.TXDATA1,0],
        [S.TXEN0,0],[S.TXEN1,0],[S.NUSED,0],[S.NUSED,0],[S.NUSED,0],[S.NUSED,0],[S.NUSED,0],[S.NUSED,0],
        # TAB 2
        [S.ENCI,0],[S.ENCB,0],[S.ENCA,0],[S.ENCI,1],[S.ENCB,1],[S.ENCA,1],
        [S.ENCI,2],[S.ENCB,2],[S.ENCA,2],[S.ENCI,3],[S.ENCB,3],[S.ENCA,3],
        [S.ENCI,4],[S.ENCB,4],[S.ENCA,4],[S.ENCI,5],[S.ENCB,5],[S.ENCA,5],
        [S.NUSED,0],[S.NUSED,0],[S.NUSED,0],[S.NUSED,0],[S.NUSED,0],[S.NUSED,0],
        # TAB 3
        [S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],
        [S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],
        [S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],
        # TAB 4
        [S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.GPIOI, 0],[S.NUSED,0],[S.NUSED,0],
        [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0],[S.NUSED,0],
        [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0], [S.NUSED,0],[S.NUSED,0],],