Hi, I saw your post about the SL2-100 interpreter — I'm an FPGA engineer working on decoding the same protocol and finding solid documentation is really tough. Would you mind sharing how far you got, or any pointers on the frame structure / encoding you figured out? Totally understand if it's not shareable. Wishing you smooth progress on the project either way!