pulse width was already 100,000 ns so that wasn’t the issue.
Was that "base-period" ?
Pulse width is 5000 by default, base period is 100000 by default, if not set otherwise, but base period is only present when you select using a parallel port, and this might have been the issue with stepgen numbering etc...