LinuxCNC-RIO - RealtimeIO for LinuxCNC based on FPGA (ICE40 / ECP5)

More
1 year 10 months ago #316689 by kzali
What is the mod as marked in the attached photo?

Please Log in or Create an account to join the conversation.

More
1 year 10 months ago #316694 by meister

What happened with enable and error hardware implementation in riocore?
 
what exactly do you mean?
The following user(s) said Thank You: Zayoo

Please Log in or Create an account to join the conversation.

More
1 year 10 months ago #316695 by meister

What is the mod as marked in the attached photo?
 
it lowers the voltage of the level shifters on the FPGA side to cope with the 1.8V on certain ports, is fixed in the current git for the board
The following user(s) said Thank You: kzali

Please Log in or Create an account to join the conversation.

More
1 year 10 months ago #316705 by Zayoo
In old RIO there was error and enable pins that could be enable in configuration file.
Code:
"enable": { "invert": true, "pin": "69" },

In case of some error, lost communication with LinuxCNC or similar there need to be some pin on board that will indicate such event.

Thanks

Please Log in or Create an account to join the conversation.

More
1 year 10 months ago #316728 by meister
now we have modifier's for all pin's:
Code:
                "enable": {                     "name": "enable",                     "type": "bitout",                     "pins": {                         "bit": {                             "modifier": [                                 {                                     "type": "onerror",                                     "invert": false                                 }                             ]                         }                     }                 }
seems more complicated at first glance, but is much more flexible

 
The following user(s) said Thank You: Zayoo

Please Log in or Create an account to join the conversation.

More
1 year 10 months ago #316736 by MirkoCNC
@meister

Tangbob board:

What is the reason to add the 10k resistors as pull-down or pull-up resistor?

The FPGA is not configured as open-drain or open-source output.

The standard output configuration of the FPGA would not need the resistors.

Correct?

I would like to leave them out, but the cannot be added later when the FPGA has been soldered. That's why I am asking.

Please Log in or Create an account to join the conversation.

Time to create page: 0.314 seconds
Powered by Kunena Forum