Mesa 6i24 - Quad-IDXM?

More
08 Mar 2020 23:36 #159528 by risfutile
Hi there,

I have a Mesa 6i24 (that runs as 5i24 compatible) with the default firmware. The card is configured (at loadrt...) with 3 quadrature encoder channels (and 3 PWM channels) to interface to a 7i33.
The 7i33 is connected at P4 of the 6i24 and both the encoders and PWMs work well.

But on P2 I can't use IO 48..50, since they have "Quad-IDXM" functionality according to mesaflash --readhmi (output below).
These are not the index-pins of the encoder channels. Those are named "Quad-IDX" and are located at P4.

How do I get rid of these Quad-IDXM pins? Preferably without building and flashing an FPGA firmware.
I've made a custom PCB that gets connected to P2 and P3 and would love to use IO 49 and 50.

Cheers,
Michael
IO Connections for P2
Pin#  I/O   Pri. func    Sec. func       Chan      Pin func        Pin Dir

 1     48   IOPort       QCount           0        Quad-IDXM       (In)
 3     49   IOPort       QCount           1        Quad-IDXM       (In)
 5     50   IOPort       QCount           2        Quad-IDXM       (In)
...

Please Log in or Create an account to join the conversation.

More
08 Mar 2020 23:46 #159530 by PCW
Replied by PCW on topic Mesa 6i24 - Quad-IDXM?
You would flash the 6I24 with:

5i24_16_svst4_8.bit (for a -16 card)
or
5i24_25_svst4_8.bit (for a -25 card)

using the mesaflash tool, for example:

sudo mesaflash --device 5i24 --write 5i24_16_svst4_8.bit
or
sudo mesaflash --device 5i24 --write 5i24_25_svst4_8.bit
The following user(s) said Thank You: risfutile

Please Log in or Create an account to join the conversation.

More
09 Mar 2020 21:34 #159607 by risfutile
Replied by risfutile on topic Mesa 6i24 - Quad-IDXM?

You would flash the 6I24 with:

5i24_16_svst4_8.bit (for a -16 card)


Thank you very much, PCW! That worked.

Please Log in or Create an account to join the conversation.

Moderators: PCWjmelson
Time to create page: 0.138 seconds
Powered by Kunena Forum