Forum Menu

PnCConf with MESA 5i25 + 7i76 + 7i85

More
7 years 10 months ago #122236 by cmorley
Replied by cmorley on topic PnCConf with MESA 5i25 + 7i76 + 7i85
Pncconf has not been modified to support what the 7i85 needs.

Chris M

Please Log in or Create an account to join the conversation.

More
7 years 10 months ago - 7 years 10 months ago #122475 by Marco
Replied by Marco on topic PnCConf with MESA 5i25 + 7i76 + 7i85
i try this command to update the firmware (for future 7i85S). i have used this command in this order:
sudo apt-get update
sudo apt-get install mesaflash
sudo mesaflash --device 5i25 --write 5i25_7i76_7i85s.bit
but when i do sudo mesaflash --device 5i25 --reload terminal tell me "Active firmware too old to support --reload"
Last edit: 7 years 10 months ago by Marco.

Please Log in or Create an account to join the conversation.

More
7 years 10 months ago #122476 by PCW
Replied by PCW on topic PnCConf with MESA 5i25 + 7i76 + 7i85
The command to write new firmware would be:

sudo mesaflash --device 5i25 --write 5i25_7i76_7i85s.bit

You can run

mesaflash --help

to get a list of mesaflash commands

If the current firmware does not support --reload, you must power cycle the host PC to load the newly written firmware

Please Log in or Create an account to join the conversation.

More
7 years 7 months ago #127753 by Peter
Replied by Peter on topic PnCConf with MESA 5i25 + 7i76 + 7i85
Hi Jan and all.

Did you get anywhere with your scales?
I've got the same cards and am about to get the scales going.
Do you or anyone have code relevant to encoders on a 7i85?

Please Log in or Create an account to join the conversation.

More
7 years 7 months ago #127778 by pl7i92
Replied by pl7i92 on topic PnCConf with MESA 5i25 + 7i76 + 7i85
you may first see if pins are present by
Code:
sudo dmesg -c {You will be asked for a password} halrun loadrt hostmot2 loadrt hm2_pci show pin show param exit dmesg

Please Log in or Create an account to join the conversation.

More
7 years 7 months ago - 7 years 7 months ago #127804 by Peter
Replied by Peter on topic PnCConf with MESA 5i25 + 7i76 + 7i85
HI Yes it all seems to be there
THANKS!
Whats next?
-Peter
Code:
halcmd: show pin Component Pins: Owner Type Dir Value Name 5 u32 IN 0x00000000 hm2_5i25.0.7i73.0.1.display 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc0.count 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc0.index-enable 5 float OUT 0 hm2_5i25.0.7i73.0.1.enc0.position 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc0.rawcounts 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc0.reset 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc1.count 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc1.index-enable 5 float OUT 0 hm2_5i25.0.7i73.0.1.enc1.position 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc1.rawcounts 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc1.reset 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc2.count 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc2.index-enable 5 float OUT 0 hm2_5i25.0.7i73.0.1.enc2.position 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc2.rawcounts 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc2.reset 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc3.count 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc3.index-enable 5 float OUT 0 hm2_5i25.0.7i73.0.1.enc3.position 5 s32 OUT 0 hm2_5i25.0.7i73.0.1.enc3.rawcounts 5 bit I/O FALSE hm2_5i25.0.7i73.0.1.enc3.reset 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-00 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-00-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-01 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-01-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-02 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-02-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-03 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-03-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-04 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-04-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-05 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-05-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-06 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-06-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-07 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-07-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-08 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-08-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-09 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-09-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-10 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-10-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-11 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-11-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-12 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-12-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-13 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-13-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-14 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-14-not 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-15 5 bit OUT FALSE hm2_5i25.0.7i73.0.1.input-15-not 5 u32 OUT 0x00000000 hm2_5i25.0.7i73.0.1.keycode 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-00 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-01 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-02 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-03 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-04 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-05 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-06 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-07 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-08 5 bit IN FALSE hm2_5i25.0.7i73.0.1.output-09 5 s32 OUT 0 hm2_5i25.0.encoder.00.count 5 s32 OUT 0 hm2_5i25.0.encoder.00.count-latched 5 bit I/O FALSE hm2_5i25.0.encoder.00.index-enable 5 bit OUT FALSE hm2_5i25.0.encoder.00.input-a 5 bit OUT FALSE hm2_5i25.0.encoder.00.input-b 5 bit OUT TRUE hm2_5i25.0.encoder.00.input-index 5 bit IN FALSE hm2_5i25.0.encoder.00.latch-enable 5 bit IN FALSE hm2_5i25.0.encoder.00.latch-polarity 5 float OUT 0 hm2_5i25.0.encoder.00.position 5 float OUT 0 hm2_5i25.0.encoder.00.position-latched 5 bit OUT FALSE hm2_5i25.0.encoder.00.quad-error 5 bit IN FALSE hm2_5i25.0.encoder.00.quad-error-enable 5 s32 OUT 0 hm2_5i25.0.encoder.00.rawcounts 5 s32 OUT 0 hm2_5i25.0.encoder.00.rawlatch 5 bit IN FALSE hm2_5i25.0.encoder.00.reset 5 float OUT 0 hm2_5i25.0.encoder.00.velocity 5 s32 OUT 0 hm2_5i25.0.encoder.01.count 5 s32 OUT 0 hm2_5i25.0.encoder.01.count-latched 5 bit I/O FALSE hm2_5i25.0.encoder.01.index-enable 5 bit OUT FALSE hm2_5i25.0.encoder.01.input-a 5 bit OUT FALSE hm2_5i25.0.encoder.01.input-b 5 bit OUT TRUE hm2_5i25.0.encoder.01.input-index 5 bit IN FALSE hm2_5i25.0.encoder.01.latch-enable 5 bit IN FALSE hm2_5i25.0.encoder.01.latch-polarity 5 float OUT 0 hm2_5i25.0.encoder.01.position 5 float OUT 0 hm2_5i25.0.encoder.01.position-latched 5 bit OUT FALSE hm2_5i25.0.encoder.01.quad-error 5 bit IN FALSE hm2_5i25.0.encoder.01.quad-error-enable 5 s32 OUT 0 hm2_5i25.0.encoder.01.rawcounts 5 s32 OUT 0 hm2_5i25.0.encoder.01.rawlatch 5 bit IN FALSE hm2_5i25.0.encoder.01.reset 5 float OUT 0 hm2_5i25.0.encoder.01.velocity 5 s32 OUT 0 hm2_5i25.0.encoder.02.count 5 s32 OUT 0 hm2_5i25.0.encoder.02.count-latched 5 bit I/O FALSE hm2_5i25.0.encoder.02.index-enable 5 bit OUT FALSE hm2_5i25.0.encoder.02.input-a 5 bit OUT TRUE hm2_5i25.0.encoder.02.input-b 5 bit OUT FALSE hm2_5i25.0.encoder.02.input-index 5 bit IN FALSE hm2_5i25.0.encoder.02.latch-enable 5 bit IN FALSE hm2_5i25.0.encoder.02.latch-polarity 5 float OUT 0 hm2_5i25.0.encoder.02.position 5 float OUT 0 hm2_5i25.0.encoder.02.position-latched 5 bit OUT FALSE hm2_5i25.0.encoder.02.quad-error 5 bit IN FALSE hm2_5i25.0.encoder.02.quad-error-enable 5 s32 OUT 1 hm2_5i25.0.encoder.02.rawcounts 5 s32 OUT 1 hm2_5i25.0.encoder.02.rawlatch 5 bit IN FALSE hm2_5i25.0.encoder.02.reset 5 float OUT 0 hm2_5i25.0.encoder.02.velocity 5 s32 OUT 0 hm2_5i25.0.encoder.03.count 5 s32 OUT 0 hm2_5i25.0.encoder.03.count-latched 5 bit I/O FALSE hm2_5i25.0.encoder.03.index-enable 5 bit OUT TRUE hm2_5i25.0.encoder.03.input-a 5 bit OUT FALSE hm2_5i25.0.encoder.03.input-b 5 bit OUT TRUE hm2_5i25.0.encoder.03.input-index 5 bit IN FALSE hm2_5i25.0.encoder.03.latch-enable 5 bit IN FALSE hm2_5i25.0.encoder.03.latch-polarity 5 float OUT 0 hm2_5i25.0.encoder.03.position 5 float OUT 0 hm2_5i25.0.encoder.03.position-latched 5 bit OUT FALSE hm2_5i25.0.encoder.03.quad-error 5 bit IN FALSE hm2_5i25.0.encoder.03.quad-error-enable 5 s32 OUT 1 hm2_5i25.0.encoder.03.rawcounts 5 s32 OUT 1 hm2_5i25.0.encoder.03.rawlatch 5 bit IN FALSE hm2_5i25.0.encoder.03.reset 5 float OUT 0 hm2_5i25.0.encoder.03.velocity 5 s32 OUT 0 hm2_5i25.0.encoder.04.count 5 s32 OUT 0 hm2_5i25.0.encoder.04.count-latched 5 bit I/O FALSE hm2_5i25.0.encoder.04.index-enable 5 bit OUT TRUE hm2_5i25.0.encoder.04.input-a 5 bit OUT TRUE hm2_5i25.0.encoder.04.input-b 5 bit OUT TRUE hm2_5i25.0.encoder.04.input-index 5 bit IN FALSE hm2_5i25.0.encoder.04.latch-enable 5 bit IN FALSE hm2_5i25.0.encoder.04.latch-polarity 5 float OUT 0 hm2_5i25.0.encoder.04.position 5 float OUT 0 hm2_5i25.0.encoder.04.position-latched 5 bit OUT FALSE hm2_5i25.0.encoder.04.quad-error 5 bit IN FALSE hm2_5i25.0.encoder.04.quad-error-enable 5 s32 OUT 0 hm2_5i25.0.encoder.04.rawcounts 5 s32 OUT 0 hm2_5i25.0.encoder.04.rawlatch 5 bit IN FALSE hm2_5i25.0.encoder.04.reset 5 float OUT 0 hm2_5i25.0.encoder.04.velocity 5 s32 OUT 0 hm2_5i25.0.encoder.05.count 5 s32 OUT 0 hm2_5i25.0.encoder.05.count-latched 5 bit I/O FALSE hm2_5i25.0.encoder.05.index-enable 5 bit OUT FALSE hm2_5i25.0.encoder.05.input-a 5 bit OUT FALSE hm2_5i25.0.encoder.05.input-b 5 bit OUT TRUE hm2_5i25.0.encoder.05.input-index 5 bit IN FALSE hm2_5i25.0.encoder.05.latch-enable 5 bit IN FALSE hm2_5i25.0.encoder.05.latch-polarity 5 float OUT 0 hm2_5i25.0.encoder.05.position 5 float OUT 0 hm2_5i25.0.encoder.05.position-latched 5 bit OUT FALSE hm2_5i25.0.encoder.05.quad-error 5 bit IN FALSE hm2_5i25.0.encoder.05.quad-error-enable 5 s32 OUT 0 hm2_5i25.0.encoder.05.rawcounts 5 s32 OUT 0 hm2_5i25.0.encoder.05.rawlatch 5 bit IN FALSE hm2_5i25.0.encoder.05.reset 5 float OUT 0 hm2_5i25.0.encoder.05.velocity 5 u32 IN 0x007F2815 hm2_5i25.0.encoder.muxed-sample-frequency 5 bit OUT FALSE hm2_5i25.0.gpio.000.in 5 bit OUT TRUE hm2_5i25.0.gpio.000.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.001.in 5 bit OUT TRUE hm2_5i25.0.gpio.001.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.002.in 5 bit OUT TRUE hm2_5i25.0.gpio.002.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.003.in 5 bit OUT TRUE hm2_5i25.0.gpio.003.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.004.in 5 bit OUT TRUE hm2_5i25.0.gpio.004.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.005.in 5 bit OUT TRUE hm2_5i25.0.gpio.005.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.006.in 5 bit OUT TRUE hm2_5i25.0.gpio.006.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.007.in 5 bit OUT TRUE hm2_5i25.0.gpio.007.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.008.in 5 bit OUT TRUE hm2_5i25.0.gpio.008.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.009.in 5 bit OUT TRUE hm2_5i25.0.gpio.009.in_not 5 bit OUT TRUE hm2_5i25.0.gpio.010.in 5 bit OUT FALSE hm2_5i25.0.gpio.010.in_not 5 bit IN FALSE hm2_5i25.0.gpio.010.out 5 bit OUT FALSE hm2_5i25.0.gpio.011.in 5 bit OUT TRUE hm2_5i25.0.gpio.011.in_not 5 bit IN FALSE hm2_5i25.0.gpio.011.out 5 bit OUT TRUE hm2_5i25.0.gpio.012.in 5 bit OUT FALSE hm2_5i25.0.gpio.012.in_not 5 bit OUT TRUE hm2_5i25.0.gpio.013.in 5 bit OUT FALSE hm2_5i25.0.gpio.013.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.014.in 5 bit OUT TRUE hm2_5i25.0.gpio.014.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.015.in 5 bit OUT TRUE hm2_5i25.0.gpio.015.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.016.in 5 bit OUT TRUE hm2_5i25.0.gpio.016.in_not 5 bit OUT TRUE hm2_5i25.0.gpio.017.in 5 bit OUT FALSE hm2_5i25.0.gpio.017.in_not 5 bit IN FALSE hm2_5i25.0.gpio.017.out 5 bit OUT TRUE hm2_5i25.0.gpio.018.in 5 bit OUT FALSE hm2_5i25.0.gpio.018.in_not 5 bit IN FALSE hm2_5i25.0.gpio.018.out 5 bit OUT TRUE hm2_5i25.0.gpio.019.in 5 bit OUT FALSE hm2_5i25.0.gpio.019.in_not 5 bit IN FALSE hm2_5i25.0.gpio.019.out 5 bit OUT TRUE hm2_5i25.0.gpio.020.in 5 bit OUT FALSE hm2_5i25.0.gpio.020.in_not 5 bit IN FALSE hm2_5i25.0.gpio.020.out 5 bit OUT TRUE hm2_5i25.0.gpio.021.in 5 bit OUT FALSE hm2_5i25.0.gpio.021.in_not 5 bit IN FALSE hm2_5i25.0.gpio.021.out 5 bit OUT TRUE hm2_5i25.0.gpio.022.in 5 bit OUT FALSE hm2_5i25.0.gpio.022.in_not 5 bit IN FALSE hm2_5i25.0.gpio.022.out 5 bit OUT TRUE hm2_5i25.0.gpio.023.in 5 bit OUT FALSE hm2_5i25.0.gpio.023.in_not 5 bit IN FALSE hm2_5i25.0.gpio.023.out 5 bit OUT TRUE hm2_5i25.0.gpio.024.in 5 bit OUT FALSE hm2_5i25.0.gpio.024.in_not 5 bit IN FALSE hm2_5i25.0.gpio.024.out 5 bit OUT TRUE hm2_5i25.0.gpio.025.in 5 bit OUT FALSE hm2_5i25.0.gpio.025.in_not 5 bit IN FALSE hm2_5i25.0.gpio.025.out 5 bit OUT TRUE hm2_5i25.0.gpio.026.in 5 bit OUT FALSE hm2_5i25.0.gpio.026.in_not 5 bit IN FALSE hm2_5i25.0.gpio.026.out 5 bit OUT TRUE hm2_5i25.0.gpio.027.in 5 bit OUT FALSE hm2_5i25.0.gpio.027.in_not 5 bit OUT TRUE hm2_5i25.0.gpio.028.in 5 bit OUT FALSE hm2_5i25.0.gpio.028.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.029.in 5 bit OUT TRUE hm2_5i25.0.gpio.029.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.030.in 5 bit OUT TRUE hm2_5i25.0.gpio.030.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.031.in 5 bit OUT TRUE hm2_5i25.0.gpio.031.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.032.in 5 bit OUT TRUE hm2_5i25.0.gpio.032.in_not 5 bit OUT FALSE hm2_5i25.0.gpio.033.in 5 bit OUT TRUE hm2_5i25.0.gpio.033.in_not 5 bit IN FALSE hm2_5i25.0.led.CR01 5 bit IN FALSE hm2_5i25.0.led.CR02 5 s32 OUT 0 hm2_5i25.0.read.time 5 s32 OUT 0 hm2_5i25.0.read_gpio.time 5 u32 OUT 0x00000000 hm2_5i25.0.sserial.port-0.fault-count 5 u32 OUT 0x00000000 hm2_5i25.0.sserial.port-0.port_state 5 bit IN TRUE hm2_5i25.0.sserial.port-0.run 5 bit IN FALSE hm2_5i25.0.stepgen.00.control-type 5 s32 OUT 0 hm2_5i25.0.stepgen.00.counts 5 float OUT 0 hm2_5i25.0.stepgen.00.dbg_err_at_match 5 float OUT 0 hm2_5i25.0.stepgen.00.dbg_ff_vel 5 float OUT 0 hm2_5i25.0.stepgen.00.dbg_pos_minus_prev_cmd 5 float OUT 0 hm2_5i25.0.stepgen.00.dbg_s_to_match 5 s32 OUT 0 hm2_5i25.0.stepgen.00.dbg_step_rate 5 float OUT 0 hm2_5i25.0.stepgen.00.dbg_vel_error 5 bit IN FALSE hm2_5i25.0.stepgen.00.enable 5 float IN 0 hm2_5i25.0.stepgen.00.position-cmd 5 float OUT 0 hm2_5i25.0.stepgen.00.position-fb 5 float IN 0 hm2_5i25.0.stepgen.00.velocity-cmd 5 float OUT 0 hm2_5i25.0.stepgen.00.velocity-fb 5 bit IN FALSE hm2_5i25.0.stepgen.01.control-type 5 s32 OUT 0 hm2_5i25.0.stepgen.01.counts 5 float OUT 0 hm2_5i25.0.stepgen.01.dbg_err_at_match 5 float OUT 0 hm2_5i25.0.stepgen.01.dbg_ff_vel 5 float OUT 0 hm2_5i25.0.stepgen.01.dbg_pos_minus_prev_cmd 5 float OUT 0 hm2_5i25.0.stepgen.01.dbg_s_to_match 5 s32 OUT 0 hm2_5i25.0.stepgen.01.dbg_step_rate 5 float OUT 0 hm2_5i25.0.stepgen.01.dbg_vel_error 5 bit IN FALSE hm2_5i25.0.stepgen.01.enable 5 float IN 0 hm2_5i25.0.stepgen.01.position-cmd 5 float OUT 0 hm2_5i25.0.stepgen.01.position-fb 5 float IN 0 hm2_5i25.0.stepgen.01.velocity-cmd 5 float OUT 0 hm2_5i25.0.stepgen.01.velocity-fb 5 bit IN FALSE hm2_5i25.0.stepgen.02.control-type 5 s32 OUT 0 hm2_5i25.0.stepgen.02.counts 5 float OUT 0 hm2_5i25.0.stepgen.02.dbg_err_at_match 5 float OUT 0 hm2_5i25.0.stepgen.02.dbg_ff_vel 5 float OUT 0 hm2_5i25.0.stepgen.02.dbg_pos_minus_prev_cmd 5 float OUT 0 hm2_5i25.0.stepgen.02.dbg_s_to_match 5 s32 OUT 0 hm2_5i25.0.stepgen.02.dbg_step_rate 5 float OUT 0 hm2_5i25.0.stepgen.02.dbg_vel_error 5 bit IN FALSE hm2_5i25.0.stepgen.02.enable 5 float IN 0 hm2_5i25.0.stepgen.02.position-cmd 5 float OUT 0 hm2_5i25.0.stepgen.02.position-fb 5 float IN 0 hm2_5i25.0.stepgen.02.velocity-cmd 5 float OUT 0 hm2_5i25.0.stepgen.02.velocity-fb 5 bit IN FALSE hm2_5i25.0.stepgen.03.control-type 5 s32 OUT 0 hm2_5i25.0.stepgen.03.counts 5 float OUT 0 hm2_5i25.0.stepgen.03.dbg_err_at_match 5 float OUT 0 hm2_5i25.0.stepgen.03.dbg_ff_vel 5 float OUT 0 hm2_5i25.0.stepgen.03.dbg_pos_minus_prev_cmd 5 float OUT 0 hm2_5i25.0.stepgen.03.dbg_s_to_match 5 s32 OUT 0 hm2_5i25.0.stepgen.03.dbg_step_rate 5 float OUT 0 hm2_5i25.0.stepgen.03.dbg_vel_error 5 bit IN FALSE hm2_5i25.0.stepgen.03.enable 5 float IN 0 hm2_5i25.0.stepgen.03.position-cmd 5 float OUT 0 hm2_5i25.0.stepgen.03.position-fb 5 float IN 0 hm2_5i25.0.stepgen.03.velocity-cmd 5 float OUT 0 hm2_5i25.0.stepgen.03.velocity-fb 5 bit IN FALSE hm2_5i25.0.stepgen.04.control-type 5 s32 OUT 0 hm2_5i25.0.stepgen.04.counts 5 float OUT 0 hm2_5i25.0.stepgen.04.dbg_err_at_match 5 float OUT 0 hm2_5i25.0.stepgen.04.dbg_ff_vel 5 float OUT 0 hm2_5i25.0.stepgen.04.dbg_pos_minus_prev_cmd 5 float OUT 0 hm2_5i25.0.stepgen.04.dbg_s_to_match 5 s32 OUT 0 hm2_5i25.0.stepgen.04.dbg_step_rate 5 float OUT 0 hm2_5i25.0.stepgen.04.dbg_vel_error 5 bit IN FALSE hm2_5i25.0.stepgen.04.enable 5 float IN 0 hm2_5i25.0.stepgen.04.position-cmd 5 float OUT 0 hm2_5i25.0.stepgen.04.position-fb 5 float IN 0 hm2_5i25.0.stepgen.04.velocity-cmd 5 float OUT 0 hm2_5i25.0.stepgen.04.velocity-fb 5 bit I/O FALSE hm2_5i25.0.watchdog.has_bit 5 s32 OUT 0 hm2_5i25.0.write.time 5 s32 OUT 0 hm2_5i25.0.write_gpio.time halcmd: show param Parameters: Owner Type Dir Value Name 5 u32 RW 0x00000100 hm2_5i25.0.7i73.0.1.enc0.counts-per-rev 5 float RW 1 hm2_5i25.0.7i73.0.1.enc0.scale 5 u32 RW 0x00000100 hm2_5i25.0.7i73.0.1.enc1.counts-per-rev 5 float RW 1 hm2_5i25.0.7i73.0.1.enc1.scale 5 u32 RW 0x00000100 hm2_5i25.0.7i73.0.1.enc2.counts-per-rev 5 float RW 1 hm2_5i25.0.7i73.0.1.enc2.scale 5 u32 RW 0x00000100 hm2_5i25.0.7i73.0.1.enc3.counts-per-rev 5 float RW 1 hm2_5i25.0.7i73.0.1.enc3.scale 5 u32 RO 0x00008000 hm2_5i25.0.7i73.0.1.nvanalogfilter 5 u32 RO 0x00000009 hm2_5i25.0.7i73.0.1.nvbaudrate 5 u32 RO 0x00002710 hm2_5i25.0.7i73.0.1.nvcontrast 5 u32 RO 0x00000414 hm2_5i25.0.7i73.0.1.nvdispmode 5 u32 RO 0x00000000 hm2_5i25.0.7i73.0.1.nvencmode0 5 u32 RO 0x00000000 hm2_5i25.0.7i73.0.1.nvencmode1 5 u32 RO 0x00000000 hm2_5i25.0.7i73.0.1.nvencmode2 5 u32 RO 0x00000000 hm2_5i25.0.7i73.0.1.nvencmode3 5 u32 RO 0x0000001E hm2_5i25.0.7i73.0.1.nvkeytimer 5 u32 RO 0x1300011C hm2_5i25.0.7i73.0.1.nvunitnumber 5 u32 RO 0x00000032 hm2_5i25.0.7i73.0.1.nvwatchdogtimeout 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-00-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-01-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-02-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-03-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-04-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-05-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-06-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-07-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-08-invert 5 bit RW FALSE hm2_5i25.0.7i73.0.1.output-09-invert 5 u32 RO 0x0000000E hm2_5i25.0.7i73.0.1.swrevision 5 bit RW FALSE hm2_5i25.0.encoder.00.counter-mode 5 bit RW TRUE hm2_5i25.0.encoder.00.filter 5 bit RW FALSE hm2_5i25.0.encoder.00.index-invert 5 bit RW FALSE hm2_5i25.0.encoder.00.index-mask 5 bit RW FALSE hm2_5i25.0.encoder.00.index-mask-invert 5 float RW 1 hm2_5i25.0.encoder.00.scale 5 float RW 0.5 hm2_5i25.0.encoder.00.vel-timeout 5 bit RW FALSE hm2_5i25.0.encoder.01.counter-mode 5 bit RW TRUE hm2_5i25.0.encoder.01.filter 5 bit RW FALSE hm2_5i25.0.encoder.01.index-invert 5 bit RW FALSE hm2_5i25.0.encoder.01.index-mask 5 bit RW FALSE hm2_5i25.0.encoder.01.index-mask-invert 5 float RW 1 hm2_5i25.0.encoder.01.scale 5 float RW 0.5 hm2_5i25.0.encoder.01.vel-timeout 5 bit RW FALSE hm2_5i25.0.encoder.02.counter-mode 5 bit RW TRUE hm2_5i25.0.encoder.02.filter 5 bit RW FALSE hm2_5i25.0.encoder.02.index-invert 5 bit RW FALSE hm2_5i25.0.encoder.02.index-mask 5 bit RW FALSE hm2_5i25.0.encoder.02.index-mask-invert 5 float RW 1 hm2_5i25.0.encoder.02.scale 5 float RW 0.5 hm2_5i25.0.encoder.02.vel-timeout 5 bit RW FALSE hm2_5i25.0.encoder.03.counter-mode 5 bit RW TRUE hm2_5i25.0.encoder.03.filter 5 bit RW FALSE hm2_5i25.0.encoder.03.index-invert 5 bit RW FALSE hm2_5i25.0.encoder.03.index-mask 5 bit RW FALSE hm2_5i25.0.encoder.03.index-mask-invert 5 float RW 1 hm2_5i25.0.encoder.03.scale 5 float RW 0.5 hm2_5i25.0.encoder.03.vel-timeout 5 bit RW FALSE hm2_5i25.0.encoder.04.counter-mode 5 bit RW TRUE hm2_5i25.0.encoder.04.filter 5 bit RW FALSE hm2_5i25.0.encoder.04.index-invert 5 bit RW FALSE hm2_5i25.0.encoder.04.index-mask 5 bit RW FALSE hm2_5i25.0.encoder.04.index-mask-invert 5 float RW 1 hm2_5i25.0.encoder.04.scale 5 float RW 0.5 hm2_5i25.0.encoder.04.vel-timeout 5 bit RW FALSE hm2_5i25.0.encoder.05.counter-mode 5 bit RW TRUE hm2_5i25.0.encoder.05.filter 5 bit RW FALSE hm2_5i25.0.encoder.05.index-invert 5 bit RW FALSE hm2_5i25.0.encoder.05.index-mask 5 bit RW FALSE hm2_5i25.0.encoder.05.index-mask-invert 5 float RW 1 hm2_5i25.0.encoder.05.scale 5 float RW 0.5 hm2_5i25.0.encoder.05.vel-timeout 5 bit RW FALSE hm2_5i25.0.gpio.000.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.000.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.001.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.001.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.002.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.002.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.003.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.003.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.004.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.004.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.005.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.005.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.006.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.006.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.007.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.007.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.008.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.008.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.009.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.009.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.010.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.010.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.010.is_output 5 bit RW FALSE hm2_5i25.0.gpio.011.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.011.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.011.is_output 5 bit RW FALSE hm2_5i25.0.gpio.012.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.012.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.017.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.017.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.017.is_output 5 bit RW FALSE hm2_5i25.0.gpio.018.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.018.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.018.is_output 5 bit RW FALSE hm2_5i25.0.gpio.019.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.019.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.019.is_output 5 bit RW FALSE hm2_5i25.0.gpio.020.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.020.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.020.is_output 5 bit RW FALSE hm2_5i25.0.gpio.021.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.021.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.021.is_output 5 bit RW FALSE hm2_5i25.0.gpio.022.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.022.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.022.is_output 5 bit RW FALSE hm2_5i25.0.gpio.023.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.023.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.023.is_output 5 bit RW FALSE hm2_5i25.0.gpio.024.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.024.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.024.is_output 5 bit RW FALSE hm2_5i25.0.gpio.025.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.025.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.025.is_output 5 bit RW FALSE hm2_5i25.0.gpio.026.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.026.is_opendrain 5 bit RW FALSE hm2_5i25.0.gpio.026.is_output 5 bit RW FALSE hm2_5i25.0.gpio.027.invert_output 5 bit RW FALSE hm2_5i25.0.gpio.027.is_opendrain 5 bit RW FALSE hm2_5i25.0.io_error 5 s32 RW 0 hm2_5i25.0.read.tmax 5 bit RO FALSE hm2_5i25.0.read.tmax-increased 5 s32 RW 0 hm2_5i25.0.read_gpio.tmax 5 bit RO FALSE hm2_5i25.0.read_gpio.tmax-increased 5 u32 RW 0x00000001 hm2_5i25.0.sserial.port-0.fault-dec 5 u32 RW 0x0000000A hm2_5i25.0.sserial.port-0.fault-inc 5 u32 RW 0x000000C8 hm2_5i25.0.sserial.port-0.fault-lim 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.00.dirhold 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.00.dirsetup 5 float RW 1 hm2_5i25.0.stepgen.00.maxaccel 5 float RW 0 hm2_5i25.0.stepgen.00.maxvel 5 float RW 1 hm2_5i25.0.stepgen.00.position-scale 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.00.step_type 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.00.steplen 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.00.stepspace 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.00.table-data-0 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.00.table-data-1 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.00.table-data-2 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.00.table-data-3 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.01.dirhold 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.01.dirsetup 5 float RW 1 hm2_5i25.0.stepgen.01.maxaccel 5 float RW 0 hm2_5i25.0.stepgen.01.maxvel 5 float RW 1 hm2_5i25.0.stepgen.01.position-scale 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.01.step_type 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.01.steplen 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.01.stepspace 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.01.table-data-0 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.01.table-data-1 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.01.table-data-2 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.01.table-data-3 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.02.dirhold 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.02.dirsetup 5 float RW 1 hm2_5i25.0.stepgen.02.maxaccel 5 float RW 0 hm2_5i25.0.stepgen.02.maxvel 5 float RW 1 hm2_5i25.0.stepgen.02.position-scale 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.02.step_type 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.02.steplen 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.02.stepspace 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.02.table-data-0 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.02.table-data-1 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.02.table-data-2 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.02.table-data-3 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.03.dirhold 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.03.dirsetup 5 float RW 1 hm2_5i25.0.stepgen.03.maxaccel 5 float RW 0 hm2_5i25.0.stepgen.03.maxvel 5 float RW 1 hm2_5i25.0.stepgen.03.position-scale 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.03.step_type 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.03.steplen 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.03.stepspace 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.03.table-data-0 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.03.table-data-1 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.03.table-data-2 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.03.table-data-3 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.04.dirhold 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.04.dirsetup 5 float RW 1 hm2_5i25.0.stepgen.04.maxaccel 5 float RW 0 hm2_5i25.0.stepgen.04.maxvel 5 float RW 1 hm2_5i25.0.stepgen.04.position-scale 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.04.step_type 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.04.steplen 5 u32 RW 0x00077FE2 hm2_5i25.0.stepgen.04.stepspace 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.04.table-data-0 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.04.table-data-1 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.04.table-data-2 5 u32 RW 0x00000000 hm2_5i25.0.stepgen.04.table-data-3 5 u32 RW 0x004C4B40 hm2_5i25.0.watchdog.timeout_ns 5 s32 RW 0 hm2_5i25.0.write.tmax 5 bit RO FALSE hm2_5i25.0.write.tmax-increased 5 s32 RW 0 hm2_5i25.0.write_gpio.tmax 5 bit RO FALSE hm2_5i25.0.write_gpio.tmax-increased halcmd:
Last edit: 7 years 7 months ago by andypugh.

Please Log in or Create an account to join the conversation.

Moderators: cmorley
Time to create page: 0.237 seconds
Powered by Kunena Forum