Raspberry Pi 4
- COlger81
-
- Offline
- Elite Member
-
- Posts: 187
- Thank you received: 6
Please Log in or Create an account to join the conversation.
- COlger81
-
- Offline
- Elite Member
-
- Posts: 187
- Thank you received: 6
Please Log in or Create an account to join the conversation.
- andypugh
-
- Offline
- Moderator
-
- Posts: 23170
- Thank you received: 4860
I was able to get it installed but latency on servo thread was 50,000,000 and GTK was not loading so i could not get gmoccapy to load.
Which Raspbian image were you using?
Please Log in or Create an account to join the conversation.
- PCW
-
- Offline
- Moderator
-
- Posts: 17955
- Thank you received: 4819
The limitation is at 96 I/O maximum it could be very low for some specific applications, maybe we could find a way to reach 128 or 256 user I/O using some new FPGA like ARTIX 35K or 100K, or creating 2x HM2 firmware in a single FPGA if there is enough cells. it could be very easy and with a double SPI communication (SPI0 and SPI1) 2x96 = 192 I/O
Current IDROM format limits I/O to 144 pins not 96, raising this to 1024 or so would really only mean increasing the IDROM size and changing a few constants. This is independent of FPGA type.
Please Log in or Create an account to join the conversation.
- COlger81
-
- Offline
- Elite Member
-
- Posts: 187
- Thank you received: 6
Please Log in or Create an account to join the conversation.
- PCW
-
- Offline
- Moderator
-
- Posts: 17955
- Thank you received: 4819
what does:
uname -a
report?
Please Log in or Create an account to join the conversation.
- COlger81
-
- Offline
- Elite Member
-
- Posts: 187
- Thank you received: 6
Please Log in or Create an account to join the conversation.
- PCW
-
- Offline
- Moderator
-
- Posts: 17955
- Thank you received: 4819
maybe 200 if you run a browser/videos, How did you test latency?
I usually use
latency-histogram --nobase --sbinsize 1000
Please Log in or Create an account to join the conversation.
- COlger81
-
- Offline
- Elite Member
-
- Posts: 187
- Thank you received: 6
Please Log in or Create an account to join the conversation.
- gtt38
- Offline
- Senior Member
-
- Posts: 79
- Thank you received: 4
Thanks
The limitation is at 96 I/O maximum it could be very low for some specific applications, maybe we could find a way to reach 128 or 256 user I/O using some new FPGA like ARTIX 35K or 100K, or creating 2x HM2 firmware in a single FPGA if there is enough cells. it could be very easy and with a double SPI communication (SPI0 and SPI1) 2x96 = 192 I/O
Current IDROM format limits I/O to 144 pins not 96, raising this to 1024 or so would really only mean increasing the IDROM size and changing a few constants. This is independent of FPGA type.
The 3x20 has 144 I/O you're right. I have a XC6SLX25 with 189 user I/O, i should try a 144 I/O config and maybe try more...
I have few pb with IDROMconst, maybe you could help me. I added this line to this file with a random number, but it's not working, my board is unreconized :
constant BoardNameSLX25 : std_logic_vector(31 downto 0) := x"12384339"; -- Generic SLX25i have to find the link into the linuxcnc source where the different boards are listed, maybe in rpspi.c
Please Log in or Create an account to join the conversation.