ColorCNC Colorlight 5A-75E/5A-75B as FPGA controller board

More
4 years 2 months ago #249065 by svb
@vit74vit, Please read cnc-club personal message

Please Log in or Create an account to join the conversation.

More
4 years 2 months ago #249475 by TOLP2
Woo, this thread exploded while on holiday. Good to see you active and many thanks to svb to help other users out.

As the problems with stepgen still persist, I will look into that coming weekend.

Please Log in or Create an account to join the conversation.

More
4 years 2 months ago #249575 by vit74vit
Dear Peter. 
I found a bug in the register reading function from the FPGA.
In driver package has structure: Watchdog (32),WallClock(64),GPIO_IN(32), .......
In reality, there is no Watchdog in the package. 
The starting address of the read buffer is shifted by the size of Watchdog (32), which leads to errors described by me and SVB.
P/S: Peter,  you can post an example of how to use litexcnc_debug, now I have added the debug info  to litexcnc.c.
Attachments:
The following user(s) said Thank You: TOLP2

Please Log in or Create an account to join the conversation.

More
4 years 2 months ago #249623 by TOLP2
Which method did you use to print this out?

To check whether the watchdog data is missing or the datastream is mis-aligned I would like to have your configuration.

I'm very keen on solving this problem. With the data from svb I've verified so far:
- it is not due to an error in the driver (I replaced the driver and it still worked)
- it is not due to an error in the HAL-file (his HAL-file works with my card).

Other words: I was not able to reproduce the error. Next step is to verify the firmware. Somewhere something has changed, now to find where. Thanks a lot for the lead to look.

Please Log in or Create an account to join the conversation.

More
4 years 2 months ago #249633 by romanetz
Can you show the firmware compilation report?
I mean, if a logic design cannot handle working frequency properly (so called "timing slacks"), one will get some strange unreproducible errors.

Please Log in or Create an account to join the conversation.

More
4 years 2 months ago - 4 years 2 months ago #249640 by vit74vit
Peter!
i find an error occurred in the size calculation.
The value is 4 bytes larger than it should be. This results in a shift of one register when reading from the FPGA.

file stepgen.h (137)

#define LITEXCNC_BOARD_STEPGEN_DATA_WRITE_SIZE(litexcnc) ((litexcnc->stepgen.num_instances?sizeof(litexcnc_stepgen_general_write_data_t):0) + LITEXCNC_STEPGEN_INSTANCE_WRITE_DATA_SIZE*litexcnc->stepgen.num_instances)
Attachments:
Last edit: 4 years 2 months ago by vit74vit.

Please Log in or Create an account to join the conversation.

Moderators: PCW, jmelson
Time to create page: 1.606 seconds
Powered by Kunena Forum