Help needed to get my 7i76E + 7i85S + 7i73 on my mill going.

More
27 Jul 2017 17:15 #96580 by andypugh
To go back to an earlier question, you set the mode of the 7i73 with a string "sserial_port_0=" in the "config=" of the "loadrt hm2_eth" command.

If the 7i73 creates pins called "hm2_5i25.0.7i73.0.2.... then that means that the 7i73 is device 2 of port 0, and to set it to mode1:
loadrt hm2_etch board_ip=10.10.10.10 config=" .... sserial_port_0=00100000 ... "
The following user(s) said Thank You: tecno

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 17:30 #96582 by tecno
loadrt hm2_eth board_ip="10.10.10.10" config="firmware=hm2/7i76/7i76e.BIT num_encoders=1 num_pwmgens=0 num_stepgens=5 sserial_port_0=21xxxx"

I see it now when one learns where to look ;)

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 17:46 #96585 by PCW
If you are running version 16 firmware CR1 indicates a watchdog timeout = latency issue
If you are not running version16 firmware, CR1 is not meaningful unless CR1 and CR2 are both on
(in which case you could not communicate with the card)

To determine the firmware version, you can run mesaflash

mesaflash --device 7i76e --addr 10.10.10.10 --verbose


How are you checking the output?
Note that the field I/O section is completely isolated from the logic section so you
must measure outputs relative to the field common connection

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 17:56 - 27 Jul 2017 18:31 #96586 by tecno
Mesaflash does not exist !

Managed to get out on the web and got install done.

bengt@combimill:~$ mesaflash --device 7i76e --addr 10.10.10.10 --verbose

ETH device 7I76E-16 at ip=10.10.10.10
Communication:
transport layer: ethernet IPv4 UDP
ip address: 10.10.10.10
mac address: 00:60:1B:10:41:2B
protocol: LBP16 version 3
Board info:
Flash size: 16Mb (id: 0x14)
Connectors count: 3
Pins per connector: 17
Connectors names: on-card P1 P2
FPGA type: 6slx16ftg256
Number of leds: 4
Board firmware info:
memory spaces:
0: HostMot2 (registers, RW, 32-bit) [size=64K]
1: KSZ8851 (registers, RW, 16-bit)
2: EtherEEP (EEPROM, RW, 16-bit) , page size: 1, erase size: 1
3: FPGAFlsh (flash, RW, 32-bit) [size=16M], page size: 256, erase size: 65536
4: Timers (memory, RW, 16-bit)
6: LBP16RW (memory, RW, 16-bit)
7: LBP16RO (memory, RO, 16-bit)
[space 0] HostMot2
[space 2] Ethernet eeprom:
mac address: 00:60:1B:10:41:2B
ip address: 10.10.10.10
board name: 7I76E-16
user leds: eth debug
[space 3] FPGA flash eeprom:
flash size: 16Mb (id: 0x14)
[space 4] timers:
uSTimeStampReg: 0x7BF8
WaituSReg: 0x0000
HM2Timeout: 0x0000
[space 6] LBP16 control/status:
packets received: all 13387, UDP 13377, bad 0
packets sended: all 10437, UDP 10434, bad 0
parse errors: 0, mem errors 0, write errors 0
error flags: 0x0020
debug LED ptr: 0x0008
scratch: 0x0000
[space 7] LBP16 info:
board name: 7I76E-16
LBP16 protocol version 3
board firmware version 15
IP address jumpers at boot: fixed from EEPROM
bengt@combimill:~$ ^C
bengt@combimill:~$
Last edit: 27 Jul 2017 18:31 by tecno.

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 18:33 #96589 by tecno
Output just do not switch to gnd but halshow let us know that output 15 is TRUE

Board failure?

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 18:50 #96590 by PCW
Outputs are not expected to switch to ground, they are sourcing outputs
The following user(s) said Thank You: tecno

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 18:56 #96591 by tecno
OK thanks for correcting me. I have read wrong in manual and mixed inputs/outputs.

This is the famous language barrier and understanding other language. So back to the drawing board and do all rewiring.

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 19:11 #96592 by andypugh

loadrt hm2_eth board_ip="10.10.10.10" config="firmware=hm2/7i76/7i76e.BIT num_encoders=1 num_pwmgens=0 num_stepgens=5 sserial_port_0=21xxxx"


You can skip the firmware part, that is only needed for the older style boards that download firmware to the FPGA every startup.

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 20:27 #96597 by tecno

This browser does not support PDFs. Please download the PDF to view it: Download PDF



Done schematics ready for rewiring job tomorrow. Only 1 MURR relay to be polarity changed in safety relay package.

All outgoing control wires other ends have to be investigated if polarity change has to done and all + to relays to be changed to GND.


So hopefully all is well when done tomorrow.
Attachments:

Please Log in or Create an account to join the conversation.

More
27 Jul 2017 20:47 #96601 by tecno

If you are running version 16 firmware CR1 indicates a watchdog timeout = latency issue
If you are not running version16 firmware, CR1 is not meaningful unless CR1 and CR2 are both on


So there is nothing to be concerned about with CR1 as it is version15 on my board, right?

Please Log in or Create an account to join the conversation.

Moderators: cmorley
Time to create page: 0.154 seconds
Powered by Kunena Forum